. An etched trilayer/Cr-Au test junction under a quadlevel resist structure before SiO deposition is shown. It can be seen that the SF6+CHF3-based Nb etch is anisotropic. The Cr-Au button is clearly seen to be defined by the NFR resist and not the trilevel resist Nb (which defines the Nb junction size).
INTRODUCTION
In our laboratory we use a Ga+ based focused ion beam (FIB) system for the fabrication of SIS junctions and Nb based hot electron bolometers [1, 2] . We also find the FIB system to be very useful in characterizing our superconductinginsulating-superconducting (SIS) fabrication process. Often the images of a wafer topography obtained with a scanning electron microscope (SEM) are insufficient for a full understanding of thin film coverage or device dimensions.
EXPERIMENTS
A Ga+ based FEI series 200 [3] FIB system with a 5nm beam size is used for this work. The FIB operates much as a scanning electron microscope, imaging secondary electrons ejected from a sample bombarded by gallium ions. These ions, however, are much more massive than electrons, so that the FIB sputters material from the sample at its point of contact. Typically a pattern is etched in a film by repeatedly removing a thin layer of the entire pattern. The FIB is controlled by CAD software with user-defined patterns to control such parameters as pixel dwell time, overlap of pixels, total etch time, beam current (eight orders of magnitude) and the actual path the beam travels each time the pattern is written. A change in beam current or a change of strategy in how the beam traverses the same pattern can significantly alter the results of the FIB etch.
To form sections through our SIS circuits, a multiple step process is utilized. After sputtering a thin (5nm) Au layer for improved FIB imaging, the section is cut with a relatively large 150 pA beam current followed by several cuts with beam currents of decreasing size. A final cut at 1pA is used to polish the face of the section for better subsequent SEM imaging. With our FIB technique, there is approximately 20 minutes of initial FIB set up time, 10 minutes to call up and etch the series of section pattern files and then approximately 3 minutes of set-up time before milling the next section.
The wafers used in this work are all fabricated from Nb/Aloxide/Nb trilayer material sputtered in our "tri2" system [4] . The junctions sectioned are either fabricated with our Cr-based [5] or Nb-based [6] trilevel resist process, or a new Nb-based quadlevel resist process. In our trilevel resist process, a single P1 layer of polyimide is used in a P1/Cr (or Nb)/imaging-resist etching mask to both define the junctions and as a self-aligned liftoff stencil for the SiO junction insulation. We have found the anisotropy of this Nb RIE junction counter electrode etch is very dependent on the history and cleanliness of the RIE. This is particularly true for our Cr-Au overlayer process [6] where a thin layer of Cr-Au is on top of the Nb counter electrode. It was recently discovered that the presence of NFR resist [7] near the Nb/Au feature greatly enhances the anisotropy of our RIE etch. It was also found that the NFR provides a superior mask for our Cr-Au wet etch [8] , permitting definition of Cr-Au overlayers for submicrometer sized junctions. After the NFR(200nm)/polyimide(200nm)/Nb mask is used to define the Nb/Cr-Au counter electrode and an SiO layer is deposited, the SiO is lifted off in propylene glycol, which dissolves the polyimide fully but doesn't remove the NFR. The NFR is subsequently removed with a high pressure oxygen plasma etch. An etched trilayer/Au/Cr-Au test junction fabricated using the quadlevel resist process is shown in Fig. 1 . prior to SiO deposition.
One of our most often used junction diagnostic tests is the sectioning of finished junctions. Fig. 2 . shows a typical cross section where the Nb base and counter electrodes (M1 and M2, respectively), the SiO insulation (dark) and the Nb wiring layer (M3) are all clearly defined. It is evident from this SEM that the SiO insulation is not only successfully sealing the side of the Nb counter electrode junction button, but is also extending up onto the perimeter of the top surface. Such a conclusion is impossible to make given only an SEM view of the un-sectioned junction. We also use this technique to investigate pinch-off effects in the wiring layer filling of the SiO vias for submicrometer sized junctions [9] . SEM images of FIB cross sectioned structures are also very helpful in viewing the true profiles of film edges after liftoff or etching. Fig. 3 . shows a cross section of a Cr-Au overlayer junction for which a polyimide-based trilevel resist etch mask was used. It is evident that the Nb counter electrode RIE etch was isotropic. This shortcoming was remedied with the use of an NFR based quadlevel resist. Fig. 4 . shows the result of a submerged trilayer process where the trilayer is defined in a trilevel resist liftoff step. The section reveals the SiO and M3 Nb wiring coverage over the M1 base electrode of a completed wafer. In this process, the trilayer is deposited by liftoff in a submerged process with the intent of making the top of the base electrode level with the quartz surface. Note that the wiring level is planar across the section except for the effect of a small liftoff "wing" at the edge of the base electrode.
As is seen in Fig. 2 ., it is quite difficult to accurately measure the diameters of un-sectioned Nb counter electrode buttons in order to calculate the critical current density (Jc) of SIS junctions. In particular, the insulation field covers the base and counter electrode topography in such a way as to distort the actual location of the perimeter of the junction counter electrode. In contrast, the actual size of the junction electrode can be accurately measured from the SEM of the sectioned junctions. Fig. 5 . shows the dependence of Jc on oxygen dose. The Al layer was oxidized in the trilayer loadlock using pure oxygen for 4-120 minutes at pressures of approximately 1-133Pa. Only junctions with dimensions smaller than the Josephson penetration depth were used such that I c scaled with area. A power law fit to the data, excluding the data at the small exposure of P@t /E = 280 Pa-sec, gives J c = 1.21(E) -0.38 . As is seen, the data (excluding the 280 Pa-sec points) are in excellent agreement with the fit. This fit is also in excellent agreement with the assembled Jc data by [10] which indicated that Jc is a function of the oxidation pressure-time product in a nearly universal power law dependence. In their work, two regimes are noted: (1) the high dose regime where Jc . A (E) -0.4 and (2) the low dose regime where Jc . B(E) -1.6 . While A and B vary considerably for the different groups (for the author's data, A = 0.92 and B = 1800), much of the assembled data follows the power law exponent of the high dose regime to within 20%. In our work, we interpret the data points at 280 Pa-sec as falling in the low does regime and note that the full Jc fit for our high dose regime follows quite closely that of [10] . If we take our one low dose data set, average the measured Jc values and assume a power law dependency of -1.6 [10] , a prefactor value of 1530 is obtained, in surprisingly good agreement.
SUMMARY
We demonstrated the FIB is a very useful tool for characterizing our SIS fabrication process. This tool enables us to physically mill cross sections in any feature of interest on our wafer, which we then image with an SEM. In particular, we used this tool to monitor and improve the anisotropy of our RIE etches, the coverage of our insulation layers and our trilayer liftoff process. We also obtained very accurate measurements of the sizes of finished junctions which enabled us to better characterize our trilayer oxidation process.
